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[57] ABSTRACT 
A solid-state focal-plane imaging system comprises an NxN 
array of high gain. low-noise unit cells. each unit cell being 
connected to a different one of photovoltaic detector diodes. 
one for each unit cell. interspersed in the array for ultralow 
level image detection and a plurality of digital counters 
coupled to the outputs of the unit cell by a multiplexer 
(either a separate counter foe each unit cell oe a row of N of 
counters time shared with N rows of digital counters). Each 
unit cell includes two se]f-biasing cascodc amplifiers in 
cascade for a high charge-to-voltage conversion gain (> 1 
m V Ie) and an electronic switch to reset input capacitance to 
a reference potential in oeder to be able to discriminate 
detection of an incident photon by the photoelectron (C) 
generated in the detector diode at the input of the first 
cascode amplifier in order to count incident photons indi-
vidually in a digital counter connected to the output of the 
second cascade amplifier. Reseting the input capacitance 
and initiating self-biasing of the amplifieis occurs every 
clock cycle of an integratng period to enablc ultralow light 
level image detection by the may of photovoltaic detector 
diodes under such ultralow light level conditions that thc 
photon flux will statistically provide only a single photon at 
a time incident on anyone detector diode during any clock 
cycle. 
4 Claims, 5 Drawing Sheets 
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SOLID·STATE [MAGE SENSOR WITH 
FOCAL-PLANE DI(;ITAL PHOTON· 
COUNTING PIXEL ARRAY 
This application is a continuation-in-part of application 
Ser. No. 08/372.640. filed Jan. 13. 1995. abandoned. 
ORIGIN OF INVENTION 
The invention described herein was made in the perfor-
mance of work under a NASA contract. and is subject to the 
provisions of Public Law 96-517 (35 USC 202) in Which the 
contractor has elected not to retain tide. 
TECHNICAL FlELO 
The invention relates to a solid-state focal-plane imaging 
system which comprises an array of unit cells. each having 
a photodiode detector and an ultralow noise. high gain 
ampUfter with readout multiplexing means in order to enable 
ultralow light level signal detection by individually counting 
photons received at the detector. thereby making the multi-
plexer free from read noise. 
BACKGROUND ART 
2 
On-chip digitization has been previously demonstrated 
I B. Fowler. A. EI-Garnal. and D. Yang. "A CMOS area 
imager sensor with pixel level NO conversion." Digest of 
Technical Papers. 1944 IEEE International Solid-State Cir. 
5 cuits Confe~nce. Vol. 37. pp. 226-227 and U.S. Pat. No. 
5.461.4251 but as realized was limited to detection of large 
signal fluxes. and was not amenable for solid-state photon. 
counting. Instead the image sensor was realized with pho-
totransistors whose high conductivities are related to a high 
10 level of light. The analog signals thus generated at the 
phototransistors were converted to a serial bit stream by an 
on-chip NO converter. That on-chip NO approach is thus 
dearly useful only for normally high photon flux levels. 
Another on-chip digitization System had been suggested 
15 earlier [U.S. Pat. No. 4.710.8171 for a solid-state image 
sensor in which the photon flux at each pixel could be 
integrated digitally by an electronic digital counter. The 
readout process then would involve transfer of digital sig· 
nals that are not as susceptible to noise and radiation 
intetference as analog signals. Furthermore. a conventional 
20 analog~to-digital converter would not be required. which is 
another source of Signal degradation. However. the photo-
detectors there were selected to be avalanche photodiodes or 
microchannel plates (MCP) which suffer from the ungainly 
requirements noted above in order to provide photoelectric 
signals of sufficient amplitude to drive the digital counters 
through conventional buffer amplifiers. That system was 
evidently not intended for use in ultralow flux level condi-
tions where photons are generally received individually with 
an incidence of two or more arriving at about the same time 
being statistically so small during an integration period as to 
not distort the image over the short period of time they arc 
Many space-based telescopes and spectrometers require 2S 
ultralow read noise in order to observe a large number of 
astrophysical phenomena associated with galactic and stellar 
evolution. high red-shift objects. etc. Detection of ultralow 
photon flux levels are also required in a large number of 
environments involving tactical and strategic military 30 
applications. such as night vision. Detection of faint objects 
require either extremely long integration times to build 
enough signal to be above the system noise floor. or image 
intensification using photo-multiplier tubes or micro-
channel plates (MCP). Both the photomultiplier approach 
and the MCP approach suffer from the ungainly require-
ments of large mass. high voltage. high power. high dead-
times. small dynamic range and in the case of MCP. "scrub-
bing" for stability. 
individually counted. Instead. the flux level contemplated 
was so high that such incidence would be statistically high. 
In an attempt to improve contrast. the system was so 
designed that each photoelectric signal pulse created by a 
35 group of photons be converted to a number of distinct pulses 
in proportion to the pulse peak value and time of duration 
using a signal level detector and pulse generator circuit to 
inject into the integrating counter a proportional train of 
distinct pulses. That form of analog to digital conversion is 
at best an approximation of the true image photon flux and 
is clearly intended for use in relatively high photon ftux 
conditions. 
More discriminating PIN photon-flux detector arrays are 
commercially available for UV/visible photon-counting 
Flicker noise often limits the exposure time in conven- 40 
tional IR imaging systems. thus limiting detectability of 
ultralow level IR images. In a typical IR imaging system. the 
analog nature of the image signal integration and readout 
processes makes it susceptJ.ble to noise pick-up along the 
entire path of the image signal processing. The multiplexer 
noise. consisting of white noise in MOS transistors and 
unwanted clock pick-up. is typically around 10-20 electrons 
45 imaging devices from Hughes Technology Center (IITC). 
but they use conventional CCO architecture based on analog 
charge integration and analog pixel Charge multiplexing for 
readout before analog-to-digital conversion. Thus. the IITC 
imaging device has much higher noise (>50 electron ems) 
in low-noise systems. Multiplexers with subten-electron 
read noise are far and few between. and tend to suffer from 
large response nonuniformity and nonlinearity. 
Detection of faint objects will be greatly enhanced by 
providing for readouts of signals from pixel cells with 
sUbelectron read noise. An object of this invention is to 
provide ultralow noise sensors in an array of pixel unit cells 
at a focal plane in which limitations due to read noise can be 
overcome by counting photons received within each pixel 
unit cell. and generating a one-bit digital signal from pho-
tons received per clock-pulse for integration by counting and 
making the readout system virtually noise free. 
The array of unit-cell sensors may have a hybrid structure. 
similar in that respect to conventional IR sensors. with an 
important difference. besides the unit-cell realization itself. 
that the readout system comprises a novel multiplexer that is 
sensitive to single photoelectron signals. Such a hybrid 
solid-state sensor structure enables on-chip photon counting 
to take place directly for integration. thus greatly enhancing 
the capability of ultralow light level image detection. 
so than can be tolerated for many applications that require 
imaging under low level photon flux conditions. 
Consequently. such PIN photon flux detector arrays are not 
useful for many scientific and commercial applications that 
require accurate ultralow photon flux level detection. 
5S Several astrophysics-missions with space-telescoPes and 
spectrometers for the IR band have been planned by the 
National Aeronautics and Space Administration or are 
already in use. For example. in astronomy and astrophysics. 
infrared images of objects have led to discovery of several 
60 features that are hidden in other spectral bands using con-
ventional CCO detectors. Satellites with IR detector arrays 
are being planned to explore temperatures in the upper 
atmosphere. conduct surveys of terrestrial minerals. water 
and agriculture. and record weather patterns. What is DOW 
6S needed is an array of digital-counting pixels for imaging in 
ultralow photon flLL,{ level conditions that prevail in some 
situations. 
5.665.959 
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Medical researchers also use IR detector arrays 3S tools to 
evaluate skin diseases. circulatory and neurological 
disorders. breast cancer and neo-natal birth. IR detector 
arrays also have potential applications in industrial robotics. 
and are being used for industrial thennography (mechanical 
and electrical fault detection). high temperature and chemi-
cal process monitoring. spectroscopy, night vision and mate-
rials research. Some of these uses also require imaging under 
ultralow photon flux level conditions. 
4 
thickness of PtSi or by using an alternate metal film such as 
Pd~Si. However. the dark current is also increased as a 
result. often resulting in degradation of performance rather 
than an improvement. Other novel IR detector technologies 
s exist. but all are constrained by the absence of efficient 
low-noise readout and multiplexer structures. 
STATEMENT OF THE 1NVENI10N 
Because of these situations requiring ultralow photon ftux 10 An object of the invention is to provide a fOCal-plane array 
level detection. reference will sometimes be made to an comprising an array of NxN photodetector diodes connected 
infrared focal-plane array (IRFPA) in the description of to a digital photon-counting means for ultralow level image 
preferred embodiments of the present invention. However, light detection and digital image pixel readout means for 
other applications will require tN/visible detector arrays each pixel comprising separate CMOS buffer amplifiers that 
also sensitive to low photon flux level detection. 15 exhibit the following characteristics: low power «1 J.lW per 
Consequently, it is not intended that the concept of the pixel average), high photoelectron charge to voltage con-
invention be limited to infrared radiation. Thus. for "1R" in version gain <I mV/e-, low noise «I ej. small cell pitch 
IRFPA. "tN/visible" FPA is to be appropriately assumed (<30 J.I.Dl). easy scalability (to 10 J.I.Dl). self-biasing capability. 
equivalent in the context that it is used. Similarly. wherever sufficient gain uniformity (-10%) for multiple event 
. FPA is used. the reference to FPA is to be understood to be 20 discrimination. and bias current programmability. Anyinci-
generic to 1R and tN !visible focal-plane arrays since the dent photon during the sampling period generates a photo-
present invention is suitable for use in other wavelength electron at the output of the detector diode connected to the 
bands requiring ultra10w photon flux level conditions that input of the amplifier. That photoelectron changes the poten-
would require only the proper selection of the photoelectric tial of the buffer amplifier's input capacitance. This change 
conversion material to be used in the pixel array at the focal 2S in potential causes the high-gain buffer amplifier to present 
plane of an optical lens for the wavelength band of interest a sufficiently large voltage change at the output of the 
Like focal-plane arrays operating in tN !visible spectral amplifier to be above the system noise floor. This high 
bands. large IRFPAs are also required to operate with severe voltage at the buffer amplifier output terminal is then 
power diSsipation. real estate and throughput constraints. sampled at the end of the clocked sampling period by 
Typical dimensions of an IRFPA readout unit-cell are 50 electronic multiplexing means in response to a 11> .. , clock 
J.IIIlX50 J.I.Dl in area. and typical maximum power dissipation 30 pulse for connecting the output of the amplifier to a rea40ut 
is 100 IlW/pixel. The low power dissipation requirement bus. Due to the ultrahigh gain of the buffer amplifier. the 
also imposes a constraint on the kind of detector that can be change in output at the bus (6 V 0..,) is sufficient to allow 
used. State-of-the-art 1R detectors are photoconductive or differentiating between the presence or absence of a photo-
photovoltaic detectors. Photo-conductive detectors require a 35 electron stored in the capacitance at the input of the buffer 
quiescent cmrent for operation. thus increasing focal plane amplifier in order to increment the counter. The multiplexing 
power dissipation. On the other hand. a photovoltaic detec- means thus permits the counting of individual photoelec-
tor is essentially a reverse-biased diode requiring very low trons over an integration period to produce a digital output 
quiescent current for operation. Consequently, for low proportional to incident photon flux in an on-chip counter. 
power. staring focal-plane arrays. a photovoltaic detector 40 The semiconductor chip is preferably a hybrid using a 
diode is preferred. separate semiconductor material for two chips selected to be 
There are two major differences between tN/visible and optimum for the photovoltaic type of detector diodes in one 
infrared imaging focal-plane arrays. First. silicon. the most and the buffer amplifier and multiplexing circuit in the other 
familiar and best understood photoelectron conversion chip bump bonded to the first to make connections between 
material. cannot be easily used for detection of infrared 4S the output terminals of the detector diodes on one chip and 
radiation. This is because silicon has a bandgap energy of the input terminals of the buffer amplifiers on the other chip 
1.12 e V. Therefore. a photon whose energy is less than 1.12 with the photodetector diodes buffer amplifier D in one 
eV will not generate an electron-hole pair in a silicon semiconductor chip and the multiplexing means and digital 
photovoltaic detector. thereby preventing its use for detec- counters on the second semiconductor chip bump bonded to 
tion of m radiation. Thus. it can be seen that IRFPAs so the first one of the hybrid. 
operating at 3-5 J.I.Dl and 8-12 J.Iffi bands. require detector The novel features that are considered characteristic of 
materials having band gap energy of 0.25 eV and 0.1 eV. this invention are set forth with particularity in the appended 
respectively. In the absence of silicon photovoltaic detectors claims. The invention will best be understood from the 
at these wavelengths, photovoltaic detectors are built on following description when read in connection with the 
narrow band gap materials such as IV-VI compounds (lead ss accompanying drawings. 
salts). IT-VI semiconductors (mercury salts). m-v semi-
conductors (indium and gallium salts). IR detectors are built 
on indium antimonide (InSb). a m-V compound. and mer-
cury cadmium telluride (HgCdTe). a II-VI compound. 1R 
detection in silicon is carried out at 3-5 J.Iffi bands by using 60 
a platinum silicide (PtSi) Schottky barrier diode (SBD) 
fabricated in an a-Si layer. 
In SBDs. internal photoemission is responsible for excit-
ing a photocurrerit across the relatively small Schottky 
barriers. The quantum efficiency of PtSi in a SBD is 6S 
extremely low, being in the range of 1-2%. The quantum 
efficiency can be increased somewhat by changing the 
BRIEF DESCRIPITON OF THE DRAWINGS 
FIG. la illustrates a hybrid focal-plane imaging array of 
Photodetector diodes (pixels) fonned in a layer of photo-
electron conversion material by reticulating the layer into 
rows and columns of pixels and hybrid bump bonding that 
layer with a silicon layer having high gain CMOS buffer 
amplifiers and readout circuitry for digital integration by 
counting photons detected in a bank of CMOS accumulators 
(digital counters) prefabricated on the silicon layer. FIG. Ib 
illustrates a monolithic focal-plane imaging array of pixels 
dispersed among an array of CMOS unit cells comprising 
5.665.959 
5 
high gain buffer amplifiers and detector diodes for a more 
direct connection between the photodetector diodes and 
input terminals of the high gain buffer amplifiers with 
CMOS accumulators over to one as in FIG. la. 
6 
circuitry connected by hybrid bump bonding to the detector 
diodes in the focal-plane array where the focal-plane detec-
tor array is intended to be used for ultralow light level signal 
detection. 
FIG. 2 illustrates in greater detail the implementation of 5 In applications that permit the detector diodes to be 
the array of pixels in FIG. 10 as an array of detector diodes fabricated in a layer of silicon together with CMOS unit cells 
bump-bonded onto CMOS circuitry fabricated on the silicon and other CMOS circuitry. the focal-plane array of NxN 
layer for separate connection of each detector diode to a unit photodetector diodes may be interspersed with an array of 
cell comprising a CMOS high gain, low power bu1fer CMOS unit cells. one detector diode directly connected to 
10 the input terminal of each separate one of the NxN array of 
amplifier having lIf noise reduction capability for driving a' unit cells. as illustrated in FIG. lb. In either the case of FIG. 
CMOS digital counter. la or FIG. lb, a digital photon counter may be provided in 
FIG. 3 is a basic schematic diagram of a unit cell for one a separate area away from the detector array for each unit 
phQtodetector diode of the solid-state array of FIG. la or cell interspersed as an integral part of each detector unit cell 
FIG. 1b connected between a photovoltaic type of photode- in the array. or one row of photon counters may be provided 
tector diode and a column bus for readout. 15 to one side of the detector array and be time shared with N 
FIG. 4 is a schematic diagram of a CMOS implementation rows of photodetector diodes in the array. and in either case, 
of the unit cell of FIG. 3 with a self-biased amplifier. hybrid (FIG. la) or monolithic focal-plane array (FIG. lb), 
each CMOS unit cell comprises a cascade of two high-gain 
FIG. 5 is a timing diagram for the CMOS implementation (> 1 m V lel.low-power ( <1 ~ W per pixelaverage), ultra low 
. of the unit cell of FIG. 4. 20 noise buffer amplifier. each row of which may have a 
FIG. 6 is a schematic diagram of a second implementation separate row of assigned digital counters or one row of 
of the first amplifier Al of the unit cell shown in FIG. 3 with digital counters time shared with N rows of unit cells at a 
a simpler self-biasing scheme amplifier using a "diode cost of a more complex multiplexer. A digital CMOS accu-
shut-off switch" Qos instead of a pulse driven "self-biasing mulator (buffer memory) may be separately provided 
switch" <laSl' 25 together with the digital counters with all necessary timing 
FIG. 7 illustrates schematically a hybrid architecture for and control circuits for assembling a frame of pixel array 
ad f G 1 d Ib data read out sequentially row by row from the digital 
the re out system 0 FI . a an . counters after completion of an integration period for all 
rows of unit cells. As will become apparent from later DETAILED DESCRIPI'ION OF THE 
INVENTION 30 discussion with reference to a time-sharing architecture, the 
CMOS unit cells and digital counters may be produced 
simultaneously as CMOS integrated circuitry togethCl' with 
the accumulator if desired on a part of the silicon semicon-
ductor that extends beyond the array of NxN pixels as 
RefeniDg to flO. la, a solid-state photon-counting imag-
ing system employs unit cells developed on a silicon semi-
conductor layer 10 spitaxially grown on a substrate 11 for 
signal processing in a focal-plane array 12 of photovoltaic 
photo<letector diodes (part of which is shown in FIG. 1 for 
three detector diodes in a linear may) using a layer 13 of 
suitable photosensitive material for the wavelengths of 
interest. such as a-Si for UV !visible images or other material 
for IR images. The image is focused on the focal-plane array 40 
12 of photodetector diodes diodes with an optical lens 14. 
35 illustrated in FIG. la and FlG. lb. 
In this example. die photovoltaic photodetector diodes of 
the array 12 consist of fully depleted PIN silicon detector 
diodes reticulated into an array of NxN pixels with 100% fill. 
factoc. Unit cell circuits comprising (high gain amplifiers). 45 
digital counters. an accumulator and means for multiplexing 
pixel bit data (bit 1 for each sample period of a unit cell 
during which an incident photon is detected) out to the 
digital counters. are produced in the silicon layer 10 and 
connected to the detector diodes of the array 12 by bump 50 
bonding as shown in FIG. 2 or by a method disclosed by 
Fossum et al. in U.s. Pat. No. 5.236.871 for producing a 
detector array in a layer of semiconductor material and 
integrated pixel readout circuitry in a separate layer of 
semiconductoc material lifted off a substrate and bonded 55 
onto the focal-plane array after which interconnected chan-
nels are etched and plated to provide electrical connections 
to the pixels of the focal-plane array. 
The technique of bump bonding is illustrated in FIG. 2 for 
the purpose of discussion as one example of an embodiment 60 
of the invention using as the focal-plane array a commer-
cially available HAC PIN detector array that is commer-
cially available and is readily bonded to a CMOS integrated 
circuit that is unique to this invention. In other words. the 
intent of this invention is not to provide a bonding technique 6.5 
between a focal-plane detector array of detector diodes and 
integrated circuitry. but rather to improve performance of the 
The intent of whichever fabrication method is chosen to 
provide a hybrid or a monolithic focal plane may is to 
connect the input terminal of each CMOS unit cell as 
directly to the output terminal of its photodetector diode PO . 
as possible. as shown in FlG. 3. and to connect the output of 
each CMOS unit cell to a column bus through a selection 
switch. as shown in FIO. 3. That bus is shared with a column 
of counters. one counter for each CMOS unit cell in an NxN 
detector array. The separate counter assigned to each unit 
cell is selectively enabled by a multiplexer along with the 
selection switch. In a similar manner. one row of digital 
counters may be time shared with all rows of CMOS unit 
cells. and after each integration period for a row of CMOS 
unit cells. then transfer the count to a buffer memory. 
FIG. 3 illustrates the basic schematic of a unit cell 15 of 
the solid-state photon-counting sensor under investigation. 
consisting of a photodetector diode (PO) and a cascade of 
two amplifiers Al and Al. each with a high charge-to-
voltage conversion gain (>1 mV/e'. low power «1 ~W per 
pixel average) and ultralow noise (<1 e-). A readout multi-
plexer (not shown) first momentarily closes a switch SWI 
by a reset pulse Q,.,., to set the potential stored in a capacitor 
Cm to a reference level REF and initiate an amplifier 
self-biasing phase. After a predetermined sampling period. a 
switch SW2 is closed to readout a binary signal from the 
cell. If at least one electron is incident on the photodetector 
PD during the sampling period. the output voltage of the 
amplifier Al increases by at least the 6. V of the amplified 
change in the potential of the input capacitor (1 mV/c, 
resulting from one photon to photoelectron conversion. 
The CMOS circuit of the unit cell 15 shown in FIG. 3 
operates as follows. First the amplifier Al of the unit cell and 
5.665.959 
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the I'hotodetector diode PO connected to its input terminal 
are reset by a clock pulse 41, .. " using switch SWI to bias C/" 
8 
the first cascode gain stage. with Q2 acting as the cascode 
transistor. The first stage is designed with a nominal gain of 
37 dB and is cascaded to a similar but lower gain slaie 
comprising transistor Q4 and Q5 (gain -25 dB) that drives 
.5 the column bus with V"un. through a transistor switch SW2. 
at a reference potential REF for the sampling (photon 
counting) mode. A photoelectron generated at the photode-
tector diode PD. changes the potential at the capacitance C/". 
This potential is buffered by the high-gain amplifiers Al and 
Al to cause a large voltage change at the output of the 
amplifier Al. which is subsequently read out by selecting the 
unit cell through switch SW2 with a clock pulse q,u' fol-
lowing a sampling period after the reset clock pulse has 10 
opened switch SWt again. The unit-cell amplifiers are of 
high enough gain and low enough noise that the voltage 
change at the column bus (A V Qut) is sufficient to allow 
discrimination between presence or absence of photoelec-
trons in the capacitor Cin• Since the gain amplifiers At and 15 
Al are required for boosting the A V out signal enough to 
allow proper thresholding. gain uniformity in the amplifiers 
is not a concern. The high step voltage AVout placed on the 
column bus by closing switch SW2 is differentiated at the 
coUnter selected from a column of counters by a multiplexer 20 
(not shown) that selects only the one counter associated with 
the one unit cell in the case of one counter for each cell or 
the only counter associated with a column of unit cells in the 
case of time sharing a row of counters with all rows of unit 
cells in the array. In either case, the counter differentiates the 25 
step voltage so that a: trigger pulse if produced by the step in 
the voltage when the switch SW2 is closed. Thus, the pixel 
readout circuit permits counting of individual photoelec-
trons over a number of sampling periods between <4., clock 
pulse cycles set by the multiplexer to produce a bit 1 output 30 
of amplifier A2 if at least one photon has been converted by 
the photodctector diode into one photoelectron which adds 
a potential 1 mV/e- to the potential stored in the capacitor 
Cin• 
The critical component in this sensor is the high-gain. 35 
ultra-low-noise. self-biased unit cell that enables solid-state 
photon counting with a high degree of spatial resolution. and 
Thus. cascoding allows minimization of coupling capaci-
tance between input and output. thereby increasing the 
sensitivity of the circuit. 
The amplifiers Al and Al operate as follows. First. the 
amplifier At and the photodetector diode PD connected to 
its input teonina! Vj" are reset by pulse tII,.,.r (low) as shown 
in FIG. 5. This turns a transistor QsWI on for a short period 
to bias the gate of transistor QI to a reference voltage V bltu 
from a programmable source V p8 which resets the input 
capacitance Cin (FIG. 3) to the reference voltage through the 
input teonina! V in' This input capacitance is the total capaci-
tance at the input terminal V in which includes photodetector 
diode. bump bond and parasitic capacitance. The reset phase 
is followed by a self-biasing phase during which the output 
V 0,.,1 and V _n. of amplifiers At and A2 are set to a d.c.level 
such that all the transistors Qt-Q5 operate in saturation 
mode. ensuring high-gain from the amplifiers. This is carried 
out in response to a pulse q,cl (high) shown in FIG. 5 turning 
on a transistor QsSl during which transistor Q3 operates 
with its gate and drain connected together by a shorted 
transistor <4. Note that this transistor Q, is driven by the 
clock pulse Q,I so that it does not conduct while transistor 
<bSl conducts and vice versa. This results in a capacitor 
Cnr1 at the gate of transistor Q3 to be charged up to the 
voltage necessary to maintain all MOSFETs of amplifier At 
to operate in saturation. When the clock. pulse q,Cl goes low, 
the load bias generated during the self-biasing phase is 
frozen on the capacitance Cnr1• and the first amplifier stage 
is biased in high-gain mode. To suppress biasing errors due 
to switch-feedthrough from <bal while it is being shut-off, 
a dummy transistor compensation is provided by the tran-
sistor <4 [C. Eichenberger and W. Guggenbuhl. "Dummy 
transistor compensation of analog MOS switches." IEEE J. 
Solid-State Circuits, VoL 24. no. 4. p. 1143-1146. 1989]. 
a large dynamic range. The design requirements of the unit 
cell amplifiers will now be presented. followed by a descrip-
tion of two different topologies for the amplifiers. 
The unit cell for counting of individual photons comprises 
cascaded buffer amplifiers At and Al that exhibit the 
following. characteristics: low-power «1 JlW per pixel 
average). high charge-to-voltage conversion gain (>1 mV/e-
40 The second stage is self-biased in a similar fashion by a 
pulse q,c2 (low) shown in FIG. 5 which turns on transistor 
Qsn to set a bias potential in a capacitor Csn to set a bias 
potential in a capacitor Cnr2• 
). low-noise «1 e). small cell pitch (<30 JIID). easy scal- 45 
ability (to 10 JIID). self-biasing capability. sufficient gain 
unifoonity (-10%) for multiple event discrimination. and 
bias current programmability. 
The self-biasing circuitry enables proper biasing despite 
the threshold mismatches and variations in the reset level of 
the input capacitance Cill' As a result. it allows unit cell 
operation with reduced reset noise. variation in the output 
reset level being dependent on the larger storage capacitance 
(Cnrl) instead of the smaller input capacitance C/n (FIG. 3). 
so The first stage output-referred reset noise is approximately 
given by: 
Biasing a high-gain CMOS circuit poses a considerable 
challenge due to the inherent threshold mismatches in 
CMOS transistors implemented in VLSI technology. Self-
biasing capability is required to ensme that all the amplifiers 
remain biased in a high-gain mode in the presence of typical 
threshold mismatches of 10-20 mV. Total read noise con-
sists of white noise and Iff noise in the MOSFETS. as well 55 
as the so-called reset noise. Since correlated double-
sampling readout cannot be generally used in this scheme 
for elimination of reset noise. the amplifier circuits require 
built-in reset noise reduction. A high charge-to-voltage con-
version gain generally requires high voltage gain. typically 60 
around 60 dB. Although. gain uniformity is not critical. a 
high degree of gain unifomUty is desirable. 
A schematic diagram of a unit-cell circuit is shown in 
FIG. 4 with a built-in dummy-switch compensated self-
biasing. The circuit consists of two self-biased. cascade gain 6.5 
stages corresponding to cascaded amplifiers Al and Al 
shown in FIG. 3. The CMOS transistors Ql. Q2 and Q3 form 
(vl",) = ( 1 + g";k_ ) (1) 
where gal is the transconductance of Q3 and RIW is the 
ON-resistance of the self-bias switch QSSI' Typically. 
ga3·R, ... is much less than unity and the reset noise is 
detennined primarily by C'I7'I' From equation 1. the value of 
C'17'1 is chosen to ensure that the reset noise is much less than 
the voltage step due to single electron input The choice of 
C'17'1 represents a compromise between cell size. speed of 
operation. and noise. and is designed to be 350 fF. The 
resultant dimensions of the two-stage amplifier is 48 J.IlDXS I 
J1ffi in 1.2 J1ffi using CMOS technology. 
A second implementation of the high-gain amplifier AI 
shown in FIG. 6 incorporates a novel and simpler self-
biasing scheme. The second amplifier Al remains the same 
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as in FIG. 4. This second implementation of amplifier Al modifications may readily occur to those skilled in the art. 
features reduced cell size. fewer clocks. more reliable Consequently it is intended that the claims be interpreted to 
biasing. and faster biasing speeds. The self-biasing scheme cover such modifications and equivalents thereof. 
consists of a diode-shut off switch. implemented with a What is claimed is: 
gate-to-drain shorted MOSFET transistor Qos' The self- $ 1. A solid-state photon-counting imaging device for 
biasing phase requires only one clock. 'CI' In order to carry . ultralow light level detection comprising: 
out self-biasing. 'ci is pulsed high momentarily as in FIG. a layer of photosensitive material; 
5 to pull the node N,.. high through transistor ~ and charge a source of reference potential; 
the capacitor C .... to a bias voltage V,... while the output V 0..,1 a source of reference voltage charge; 
remains at a low voltage. causing the transistor QD8 to be 
turned ON. When 'cl goes low. the node N,.. discharges 10 an NxV array of photodetector diodes arranged in rows 
through the same transistor QDS until no CWTent flows and colwnns in said layer of photosensitive material 
through it. The current flow stops when the capacitor node where each separate number N represents an integral 
Cnr which is also connected to the gate of the load transistor number of rows and colwnns of photodetector diodes in 
Q7. is at a potential that supports the bias CWTent flow said array and the number N of rows is independent of 
1S the number N of colwnns. each photodetector diode 
through the amplifier. As with the previous circuit. all having a first terminal and a second terminal, said first 
transistors are in saturation at this point in the self-biasing terminal of every photodetector diode being connected 
phase. and the resultant bias voltage V,.. is the optimal load 
bias. The switch-feedthrough from Qos is minimal because to said source of reference potential; 
of the inherent self-limiting nature of transistor shut-off. control means for generating separately cyclical reset 
With C.".-350 fF. the cell size of this two-stage unit cell is 20 clock pulses and select clock pulses separated in time 
36 ~36 J.UD. in 1.2 J.UD. using CMOS technology. by a predetermined interval; 
FIG. 7 illustrates schematically a hybrid architecture foe an array of high gain. low noise unit cells. one unit cell for 
the readout system of FIGS. 10 and Ib foe time sharing a each photodetector diode in every row of said NxN 
single row of counters 21 with all N rows of photodetector array of photodetectors in a VLSI focal-plane array on 
diodes and respective buffer amplifiers using an address 2S said layer of photosensitive material. each unit cell 
decoder 20 foe gating CMOS unit cells to a row 21 of N having an input tenninal. a high-gain voltage amplify-
time-shared digital counters which can be serially read out ing means. a select switch. and an ou1put terminal 
if desired and an address decoder 22 foe gating the time connected in series. and in that order. said input termi-
shared row of counters into discrete rows of digital registers nal of each unit cell being connected to said second 
in a buffer memory 23. This arrangement of a CMOS unit 30 terminal of a respective one of said photodetector 
cell provided in an integrated silicon chip. one unit cell for diodes. and each unit cell further having a reset switch 
each pixel in the silicon chip area underneath the focal-plane responsive to said reset clock pulses for resetting a 
array and time sharing one row 21 of photoelectron digital voltage charge of input capacitance at said input ta.'-
counters provides semiparallel periodic readout. While the minal to a reference voltage chuge common to all of 
buffer memory 23 provides an accumulator for extended 3$ said unit cells; 
storage. A row 24 of shift registers provides ultimate semi- an array of digital counters. one digital counta.' for each 
parallel periodic readout to a permanent storage device 25, photodetector diode in at least one row. each digital 
which may be. for example. a reel of magnetic tape. all under counter connected to said ou1put terminal of a respec-
control of a programmed control unit tive cell unit for counting voltage pulses occurring at 
In the event a complete unit cell comprising a butfer 40 said output tenninal; 
amplifier and a lO-bit digital counter can be integrated in whereby each unit cell is prepared by said reset pulse for 
CMOS circuitry in the silicon area under each reticulated a possible event of a photon incident on a respective 
pixel area. the time shared row of counters 21 may be one of said photodetector diodes producing a photo-
omitted. The decoders 20 and 12 nonnally coordinate con- electron increased voltage charge of said input 
trol of the unit cells of the focal-plane array. Tune shared 4$ capacitance. said increased voltage charge being auto-
counters 21 and the buffer memory 23 plus the readout shift matically amplified by said voltage amplifying means 
register 24 under the control of the unit 26 would then need in order for it to be sampled through said select switch 
to coordinate the focal-plane array and counters together and in response to said select pulse closing said select 
the transfer of the contents of the digital counters to the switch. thereby producing at said output terminal of a 
buffer memory and from there to the output shift register 24 so unit cell connected to a respective photodetector diode 
for extended memory also under control of the unit 26. a voltage pulse to be counted by a respective one of said 
For a monolithic architecture comparable to that of the digital counters. 
hybrid architecture in FlG. 7. there are virtually no con- 2. A solid-state photon-counting imaging device as 
straints in the CMOS layout adopted. It would be possible to defined in claim I wherein said array of digital counters is 
provide the CMOS unit cells and CMOS lO-bit counters in " a linear array of N digital counters time shared with all rows 
a single semiconductor layer with the PIN photodetector of unit cells under control of said control means by selecting 
diode connected to the input terminal of the unit cells and the one row of unit cells at a time to receive a select pulse during 
output terminals of the unit cells connected to the counters each of N successive cycles of select pulses. 
in another area of the semiconductor chip. The pixel 3. A solid-state photon-counting imaging device as 
counters may then be read out in sequence or in parallel row 60 defined in claim 11 for UY/visible imaging wherein said 
by row intp the buffer memory. However. it would also be layer of photosensitive material is silicon and said focal-
possible to time share a row of digital counters as in the plane array of NxN photodetector diodes are produced in 
hybrid structure. The advantage of the monolithic architec- said silicon planar layer together with said unit cells in the 
ture is to be found not only in improved performance. but form of CMOS circuitry as an integral part of said array of 
also in the ease of fabrication. 6$ silicon photodetector diodes. 
Although particular embodiments of the invention have 4. A solid-state photon-counting imaging device as 
been described and illustrated herein. it is recognized that defined in claim 3 wherein said layer of photosensitive 
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material for imaging is selected for detection of photons ia 
a wavelength band of interest and a planar layer of sillcon 
for producing said CMOS circuitry is bonded to said 
selected layer of photosensitive materiai. one layer above the 
other. with a connection of said iaput termiaal of each 
separate buffer amplitler ia said planar layer of silicon to 
said first termiaal of respective photosensitive diodes of said 
focal-plane array ia said layer of photosensitive material. 
12 
said CMOS circuitry beiag spaced on said layer of silicon 
with said input terminai of each unit cell adjacent to said 
second terminai of a respective photosensitive diode of said 
NxN array ia order to facilitate providing a connection 
5 between said input terminai of said unit cells and said second 
terminai of said NxN array of photodetector diodes. 
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